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Interface studies of GaAs metal-oxide-semiconductor structures using atomic-layer-deposited HfO 2 Figure 1͑b͒ shows the C-V characteristics of HfO 2 /Al 2 O 3 and HfO 2 metal-oxidesemiconductor ͑MOS͒ capacitor ͑MOSCAP͒ before and after PDA, as well as Al 2 O 3 MOSCAP after PDA. The nanolaminate C-V shows significant enhancement after PDA. It has a sharper transition from the depletion region to the accumulation region than that obtained without annealing, indicating the improved interface quality. Additionally, the accumulation capacitance ͑C max ͒ value is increased by ϳ15% after PDA and more than 50% higher than Al 2 O 3 with the same thickness. In contrast, HfO 2 MOS samples do not show an obvious difference before and after PDA. Notice that the capacitance value of nanolaminate structure is only about 10% lower than HfO 2 , while the breakdown voltage is almost doubled. The dielectric constant of the nanolaminates is ϳ12.5 deduced from the measured C max , calculated semiconductor capacitance in GaAs, the area of the capacitor, and the film thickness. The midgap interface trap density ͑D it ͒ is estimated to be around 2 ϫ 10 11 /cm 2 eV by the Terman method.
The frequency dispersion on accumulation capacitance is another important issue for high-k dielectrics on III-V. This dispersion could be as large as 50% or more on n-GaAs in the frequency ranging from 1 kHz to 1 MHz, which implies high interface trap densities at the conduction band edge of GaAs. Figure 2 summarizes the C-V characteristic measured on 500°C annealed nanolaminate samples in the frequency range from 1 KHz up to 1 MHz. The frequency dispersion is about 3% per decade at this frequency range on the p-type GaAs substrate. Though the C-V curve still shows obvious modulation up to 1 MHz, the frequency dispersion is much more pronounced on the n-type GaAs substrate. This N-dispersion phenomenon is widely observed in our experiments with various oxides such as ALD Al 2 O 3 , HfO 2 , ZrO 2 , Ga 2 O 3 , and their combinations. Interestingly, this effect could also be found in literature without any special notice on this phenomenon. 13, 14 In many cases, only C-V curves on p-type GaAs are presented. 10, 15, 16 Although GaAs MOS research started as early as in 1965 at the RCA laboratory, 17 there are just a few reports in literature addressing the fundamental surface chemistry and physics on the difficult type of GaAs substrates. [18] [19] [20] [21] Pashley et al. applied scanning tunnel microscopy to characterize the electronic properties of MBE grown GaAs ͑001͒ surfaces with ͑2 ϫ 4͒ / c͑2 ϫ 8͒ reconstructions in high vacuum and found that Fermi level in p-GaAs is located near the valence band edge, in contrast to the midgap Fermi-level pinning in n-GaAs case due to the high density of acceptorlike kink sites formed at the surface of n-GaAs. 20 Other experiments also indicate that p-GaAs has reduced surface state density, compared to n-GaAs, even after being exposed to air. 21 In order to understand this N-dispersion phenomenon with the current ex situ ALD process, we examine the composition of native oxides on n-type GaAs and p-type GaAs substrates by x-ray photoelectron spectroscopy ͑XPS͒, as shown in Figs. 2͑c͒ and 2͑d͒. The native oxide contributions to the Ga 2p 3/2 and As 2p 3/2 peaks, which are marked as Ga-O, As 5+ -O, and As 3+ -O, are higher in n-GaAs than those in p-GaAs. Photochemical reactions on GaAs can explain why n-GaAs are oxidized easier than p-type GaAs. 21 For illuminated n-GaAs, the reaction is GaAs+ 6e + ↔ Ga 3+ +As 3+ , which leads to photo-oxidation, i.e., Ga and As oxides and elemental As. In illuminated p-GaAs, the electron minority carriers result in surface passivation and the reaction is GaAs +3e − ↔ Ga+ As 3− and As 3− +3H + ↔ AsH 3 ↑, which leads to preferential Ga oxide formation. Preferential Ga-O formation has also been previously reported in the case of O 2 adsorption 22 as well as NH 4 OH-treated surfaces. 23 Although unpinning of the Fermi level of GaAs using ALD high-k dielectric is mainly due to the appropriate surface pretreatment [3] [4] [5] 10 and the ALD "self-cleaning" process, 14, 24 some may argue that a submonolayer amount of As-O species based on the above surface chemistry might exhibit more on n-GaAs than p-GaAs during the ex situ ALD process. This leads to larger interface density states at the conduction band edge and larger frequency dispersion observed on accumulation capacitance of n-GaAs. According to the Shockley-Read-Hall statistics and the low intrinsic carrier concentration ͑n i ͒ of 10 6 /cm 3 in GaAs, the expected ac frequency to observe inversion C-V in dark and at room temperature is very low ͑ϳ0.002 Hz͒. 25 Some observed that the "inversion-like" C-V curves at a few hundred hertz or up in GaAs could simply be due to the heavymetal ͑i.e., Ni, Fe, Zn, etc.͒ contaminated interface. The inversion feature diminishes after appropriate surface cleaning before dielectric deposition, i.e., HCl and H 2 O 2 based cleaning. The condition for reliable quasistatic C-V measurements with leakage current density of less than 10 −8 A/cm 2 is also hard to fulfill on ultrathin high-k dielectrics. Three approaches 26 are recommended to study inversion C-V on III-V in general: ͑i͒ inversion-type MOS field-effect transistor with implanted source and drain, where minority carriers could be low-injected into the surface channel, ͑ii͒ photoillumination to increase the minority carrier concentration, and ͑iii͒ elevated temperature to increase the recombinationgeneration rates of minority carriers in GaAs. Figure 3 shows C-V curves on p-GaAs and n-GaAs taken at temperatures from 300 to 500 K. Depletion capacitances start to increase as temperature goes up to 400 K with full inversion at 500 K. The results demonstrate that Fermi-level unpinning is realized in these ALD nanolaminate GaAs MOS devices. The temperature dependence of accumulation capacitance is explained by the so-called Goswami and Goswami's model. 27 According to this model, the measured series capacitance C s is given by the relationship of C s = C * +1/͑ 2 R 2 C * ͒, where C * is the intrinsic capacitance. The increase in capacitance with increasing temperature is predicted by this model, providing that the resistance of dielectric R is thermally activated, with R = R 0 exp͑⌬E / kT͒. Here, R 0 is a constant and ⌬E is the activation energy.
To further explore the influence of the presence of HfO 2 in the gate dielectric stack, experiments with different starting dielectric layers are conducted. The devices were fabricated on the same GaAs substrates with 5 cycles of Al 2 O 3 or HfO 2 as the starting layers followed by 8 nm Al 2 O 3 / HfO 2 as the whole gate dielectric stack. The Al 2 O 3 -starting and HfO 2 -starting nanolaminate MOS devices have the same dielectric thickness, as well as annealing conditions. The C-V curves shown in Fig. 4͑a͒ are surprisingly similar with negligible dependence on the starting layers. This demonstrates that the significant hysteresis ͑0.3-0.4 V͒ observed here are mainly from the mobile charges and traps in bulk oxide induced by HfO 2 instead of those at oxide/GaAs interface. The results are consistent with the general observation that Al 2 O 3 films have much smaller hysteresis ͑ϳ0.1 V͒ than HfO 2 films ͑0.5-0.6 V͒ and are roughly scaled with the film thicknesses. The above conclusion is also confirmed by XPS, as shown in Figs. 4͑b͒ and 4͑c͒. There is no observable difference on Al 2 O 3 -starting and HfO 2 -starting samples, though Hf 4f and Al 2p ͑not shown͒ binding energy indicates a consistent ͑0.1 eV͒ chemical shift for the NH 4 OH treated surface relative to the ͑NH 4 ͒ 2 S treated surface. The 2p sulfur band is below the detection limit of XPS and may be suppressed due to attenuation of the photoelectron by the overlying layer.
In summary, we have systematically studied interface properties of ALD HfO 2 /Al 2 O 3 nanolaminate dielectrics on n-and p-type GaAs-MOS capacitors. A high dielectric constant and electric field strength, as well as inversion C-V characteristics at elevated temperatures is achieved by using this nanolaminate gate stack. The observed hysteresis is determined mainly from the mobile charges and traps in the bulk oxide induced by HfO 2 instead of those at oxide/GaAs interface.
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